This paper presents a low power low voltage CMOS frequency divider using power gating technique, that's why it reduces the overall power consumption of circuit and increases the efficiency of circuit. This paper demonstrate various parameters and shows reduced leakage power (0.45*10 -12 ), Delay (6.26 psec) and noise margin (11.53 dB) of the circuit to analyze its performance in 45nm technology with power gating technology. The simulation results were done with cadence tool virtuoso environment at room temperature 27ºC with various supply voltage ranges (0.7 to 1.2 V).
INTRODUCTION
Frequency dividers are useful circuit in many communication applications for example frequency synthesizers, Timing Recovery circuits and clock generations. It also works functional in many communication applications. The approaching of frequency divider CMOS technologies for high-speed applications has established in numbers of circuits. Low-voltage and power operation of CMOS dividers makes them attractive integration of communication system. Common prototype for dividers are static, Dynamic, injection locked and regenerative frequency divider. Injection-locked frequency divider employs an oscillator with center tape frequency is locked to harmonic incoming signal frequency. Dynamic and injection-locked dividers can achieve high frequencies and low power, they have a narrow frequency ranges. Static dividers with inductive peaking have also been shown to achieve higher frequencies, but they require large inductor area. The ½ frequency dividers are form two D latches in master slave configurations with negative feedback. This paper focus the design of frequency divider that can be applied toward massively parallel I/Os, which imparts broad frequency ranges, area, and power, are key criteria. [3, 4] . Wireless communication industry currently experiencing tremendous growth in Wireless LAN application, IEEE 802.11 multiple standards has widely adopted in short-range communication [1, 4] . The frequency synthesizer saretypically forms a Phase-Locked Loop (PLL), it is a major and critical component of a wireless transceiver, because it operates at high frequency consumes large portion of total power in the transceivers. Several different standards operation of 2.4 GHz 802.11b/g, 5.2 GHz 802.11a/ HIPERLAN-2 network, thus, multi-standard frequency synthesizer are desired in operation under different wireless system. Numerous research pains have carry out in multi-band multi-standard receivers [3] [4] [5] [6] [7] [8] [9] . Performance while power consumption and channel selection of frequency synthesizers are limited by two important building blocks, namely frequency dividers and voltagecontrolled oscillators (VCO). The fractional-N frequency synthesizer has used to achieve high resolutions. Recently battery operated wireless communications has been popular for many application. Totrim down battery size, the power consumption of PLL, consumes the largest amount of power in wireless front end, needs to reduce. Injection-locked divider (ILD) uses output frequency of oscillator and modulated with a frequency mixer this realizes high operations of frequency along with low power consumption [2] [3] . On other hand HILDs using a ring oscillator instead of an LC resonator [4, 5] consume relatively large amount of power but exhibit narrow locking range. The frequency band further than 100 GHz is roughly located at the lower end of the THz frequency band (0.1THz-10THz).This frequency has been applied to various fields of bio-chemical detection, imaging, radio astronomy, plasma diagnostics, radar, remote sensing and so forth. This band is attracting increasing attention for communication application as the demand for high speed data communication keeps increasing. The paper carried out with power gating technique synchronies in circuit through which low power consumption and controlled leakage has been introduced into frequency divider circuit.
CIRCUIT DESCRIPTION 2.1 Frequency Divider
Tspc based divider topology is based upon the D type FlipFlops. It was firstly projected by Yuan & svensson in 1989.This require only one clock phase and having nine transistors, due to small number of transistor and small delay of D to 'out' the operational frequencies can chosen to high ranges. Tspc dividers This paper presents a low power low voltage CMOS frequency divider using power gating technique, that's why it reduces the overall power consumption of circuit and increases the efficiency of circuit. This paper demonstrate various parameters and shows reduced leakage power (0.45×10 -12 ), Delay (6.26psec) and noise margin (11.53 ) of the circuit to analyze its performance in 45nm technology with power gating technology. The simulation results were done with cadence tool virtuoso environment at room temperature 27ºC with various supply voltage ranges (0.7V to 1.2V) Tspc based divider are suitable structural design for divider as compared to static dividers when working over high frequency. Conversely Tspc requires input clock having nearly rail to rail voltage hang, this makes an order to achieve high frequency operations. Operation of Tspc D-type Flip-flop is also follow and consists two working nodes evaluation mode,Hold mode. When clk is at high the D type Flip-flop works as evaluation mode if node a is at high the transistor mn1,mn2 are turned on. Node n0 will be pulled low and output 2 becomes high. If node n0 is low the transistor mn1 is 
SIMULATION RESULT
The circuit work simulated in cadence for 45nm technology from the result table, we are getting effective and average reduction result in delay, leakage power and noise margin with power gating technique as compare to basic TSPC frequency divider design technique
Leakage power
In frequency divider either the transistors are in off mode or in ON mode due to switching of opposite level leakage is introduced into devices. The power consumption in frequency divider consume a power off 1.66nw power gating technique power consumes is 5.16nw then, we finally getting the average result of frequency divider with power gating technique at 0.45pw so we achieved a power reduction of (0.45×10 -12 ), this shows more power reduction in comparison to power gating at 45nm technology, so from this we analyses a power reduction of 24% using power gating technique with frequency divider. It can also be observed through varied supply voltage as shown in comparison table below P leackage = I leakage . v dd (1) Where, I leakage =leakage current and V dd = power supply. 
Delay
The time difference between the input increasing the reference voltage and output changing the logic state is known as the propagation delay, propagation delay time of frequency divider generally varies as a function with amplitude of input a larger input will result in a smaller delay time. Delay time of the circuit is measured as the average of response time of gate for positive, negative output transition of sine wave. The comparative analysis of various circuit delay time is shown below. Delay will reduce when the voltage is increased, the main goal of using the frequency divider in our project, that we can set the threshold limits as per our requirement. In this we observe that power gating based frequency divider gives a better performance as compared to power gating frequency divider, due to lower threshold voltage of frequency divider, we also observe that the signal rise and fall time lower provides fast signal propagation and less delay in 45nm technology
The Delay of the through during a signal transition is given as;
Where in above equation R eq is the resistance that is implemented using the feed through cell and C L is the load capacitance. 
Noise margin
The voltage difference between the graduate output level and the required input voltage level of a circuit is known as noise margin and we get the effective result with power gating technique as compare to conventional frequency divider, which is show below through the comparative analysis.
CONCLUSION
Proposed Frequency divider is modified by using transistors having less average power consumption with decreases in area, delay is also decreased by using only six PMOS as because delay is more concentrated to PMOS due to less mobility of holes compared to electrons, power gating based Frequency divider is created by using transistor and have better performance than the Frequency divider as there are fewer transistor counts by which area is reduced and delay is 
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